

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) EP 0 744 829 A1

(12) EUROPEAN PATENT APPLICATION

(43) Date of publication:
27.11.1996 Bulletin 1996/48

(51) Int. Cl.⁶: H03H 1/00, H03F 3/45

(21) Application number: 95830217.6

(22) Date of filing: 22.05.1995

(84) Designated Contracting States:
DE FR GB IT

(71) Applicant: SGS-THOMSON
MICROELECTRONICS S.r.l.
20041 Agrate Brianza (Milano) (IT)

(72) Inventors:
• Tomasini, Luciano
I-20052 Monza (Milano) (IT)

• Castello, Rinaldo
I-20043 Arcore (Milano) (IT)
• Bietti, Ivan
I-46040 Casalromano (IT)
• Clerici, Giancarlo
I-20090 Vimodrone (Milano) (IT)

(74) Representative: Maggioni, Claudio et al
c/o JACOBACCI & PERANI S.p.A.
Via Visconti di Modrone, 7
20122 Milano (IT)

(54) A high-pass filter, particularly for cancelling out the offset in a chain of amplifiers

(57) The high-pass filter described comprises at least one circuit unit constituted by a first branch (A) and a second branch (B) both connected to an input (IN) of the filter on one side and, on the other side, to an adder (OP) the output of which is the output (OUT) of the filter. The first branch (A) comprises means (Rff) for transferring an input signal substantially without modifying its frequency content, and the second branch (B) comprises a low-pass filter (Rsc, Cfil). The whole is of

dimensions such that the components of the input signal with frequencies below the cut-off frequency of the low-pass filter are substantially cancelled out at the output of the adder.

The filter is suitable for being produced within a particularly small area in an integrated circuit.




FIG.3

EP 0 744 829 A1

BEST AVAILABLE COPY

Description

The present invention relates to a high-pass filter particularly suitable for use for cancelling out the offset in a chain of amplifiers.

As is known, in order to produce an amplifier with a very high gain, several amplifiers are connected in cascade so that the overall gain is the product of the gains of the individual stages. It is also known that each stage has an "offset" (the voltage which has to be applied as an input in order to have a zero output voltage) which, although it can be reduced to very low values by suitable structural measures, can never be completely eliminated. A typical value of the offset for a differential operational amplifier with a voltage gain of 1, formed in a bipolar integrated circuit, is between 2 and 3 mV. In a chain of amplifiers of this type, coupled to one another directly, with an overall gain of 40 dB, the overall offset is thus between 200 and 300 mV.

In many applications, particularly those in which the dynamics of the signal to be amplified are low and the supply voltage of the amplifiers is also low as in the case of telephone-band amplifiers, these offset values are not acceptable.

A typical method of eliminating or at least reducing the effect of the offset between two amplifier stages in cascade is that of connecting a high-pass filter, that is, a direct-current decoupler, between them. A known filter is shown, for example, in Figure 1. The filter consists of a differential operational amplifier with feedback from each output by means of a capacitor and a resistor, R_f and C_f , in parallel, and of two capacitors C_i in series with the inputs. The transfer function of the filter, as voltage, is given by:

$$H(\omega) = \frac{V_o}{V_i} = \frac{C_i}{C_f} \frac{j\omega}{1 + j\omega R_f C_f}$$

in which V_o and V_i indicate the output and input voltages, respectively, and in which the capacitance and resistance values are indicated by the same symbols as are used to identify the corresponding components in the drawing.

This function has a single pole for

$$\omega_p = \frac{1}{R_f C_f}$$

and a single zero at a frequency of zero. The filter therefore allows all of the signals with frequencies above the cut-off frequency to pass and blocks any direct-current component present at its input. When this filter is connected between two amplifiers, it therefore completely cancels out the offset due to the stages upstream. The only remaining offset is that due to the filter itself and, typically, is between 2 and 3 mV.

The known filter described above can be used advantageously for cancelling out the offset in a chain of

amplifiers. When used in an integrated circuit, however, it takes up a fairly large area, mainly because of the capacitors which form part of it.

The main object of the present invention is to propose a high-pass filter which has functional characteristics similar to those of a known filter of the type described above but which can be used in an integrated circuit with less wastage of area.

This object is achieved by the provision of the high-pass filter characterized in general in Claim 1.

The invention will be understood better from the following detailed description of an embodiment thereof given by way of non-limiting example with reference to the appended drawings, in which:

Figure 1, which has already been described, is the circuit diagram of a known high-pass filter,

Figure 2 is a block diagram of the high-pass filter according to the invention,

Figure 3 is the circuit diagram of a single-ended version of the high-pass filter according to the invention,

Figure 4 is the circuit diagram of a differential version of the high-pass filter according to the invention, and

Figure 5 is a circuit diagram similar to that of Figure 4 with two variations.

In Figure 2, the high-pass filter according to the invention is shown by a single circuit unit constituted by two branches, indicated A and B, and by an adder. The branch A comprises circuit means for transferring an input signal substantially without modifying its frequency content and the branch B comprises a low-pass filter. At one end, both of the two branches are connected to the input IN of the filter and at the other end the two branches are connected to two inputs, indicated a+ and b-, of the adder. The output of the adder is the output of the filter.

The transfer means of the branch A, the low-pass filter of the branch B and the adder are of dimensions such that the components of the input signal which have frequencies below the cut-off frequency of the low-pass filter are substantially cancelled out at the output of the adder. In the embodiment shown, this occurs on account of the fact that the signals at the inputs a+ and b- of the adder are substantially in phase with one another and have the same amplitude but have opposite signs. Clearly, therefore, signals with frequencies greater than the cut-off frequency pass through the filter unaltered, whilst those of lower frequencies cannot pass through because their algebraic sum is zero. In other words, a high-pass filter is formed by a low-pass filter and an adder.

Figure 3 shows a practical embodiment of the block diagram of Figure 2. The transfer means are constituted by a resistor Rff and the low-pass filter is constituted by a filter cell formed by a series resistor Rsc and by a capacitor Cfil in a by-pass towards the earth terminal, by an inverter INV connected to the connection point between the resistor Rsc and the capacitor Cfil, which is the output of the cell, and by a second resistor Rx in series with the output of the inverter INV. The adder is constituted by an operational amplifier OP having its non-inverting input connected to a common reference terminal, in this case the earth terminal, and its inverting input connected to the circuit node N which connects the two resistors Rff and Rx. The two resistors Rff and Rx have substantially the same resistance and the operational amplifier is provided with feedback by means of a resistor Rfb between its output and its inverting input.

Figure 4 shows the differential version of the filter according to the invention. It consists of two circuit units, each with first and second branches of which the components which are similar to those of the filter of Figure 3 are identified by means of the suffixes 1 and 2, respectively, and of an adder constituted by a differential operational amplifier, indicated D-OP. Unlike the filter of Figure 3, there is a separator (a buffer) in each of the two second branches, instead of the inverter and, instead of each filter cell having its own capacitor connected to a reference terminal, which would also be possible, the filter cells have a common capacitor, indicated Cfil, connected between the outputs of the cells, that is, between the terminals of the resistors Rsc1 and Rsc2. These resistors form parts of the second branches of the first and second circuit units, respectively, and each has one terminal connected to the respective buffer Bf1 or Bf2. The other terminal of each of the two resistors Rsc1 and Rsc2 is connected, together with a terminal of the resistor Rff1 and Rff2 of the first branch of the respective unit, to the differential input terminals IN1 and IN2 of the filter. The output of the first branch of the first unit, that is, the other terminal of the resistor Rff1 and the output of the second branch of the second unit, that is, a terminal of the resistor Rx2, are joined together at a first circuit node, indicated N1, which is connected to the non-inverting terminal of the operational amplifier D-OP. The output of the first branch of the second unit, that is, the other terminal of the resistor Rff2, and the output of the second branch of the first unit, that is, a terminal of the resistor Rx1, are joined together at a second circuit node, indicated N2, which is connected to the inverting terminal of the amplifier D-OP. As a result of this cross-over connection, the signals which arrive at the first node N1, like those which arrive at the second node N2, always have opposite signs so that the same subtraction result is achieved as was obtained by the circuit of Figure 3 including the inverter INV.

The differential operational amplifier has two feedback resistors Rfb1 and Rfb2, connected between the

respective input and output terminals. The values of the resistors Rfb1 and Rfb2 are preferably selected so that, taking account of the input resistance values, the amplifier has a gain of 1.

Clearly, however, the operation of the filter according to the invention does not change if the gain is other than 1.

The transfer function of the filter is:

$$H(\omega) = \frac{V_o}{V_i} = \frac{R_{fb}}{R_{ff}} \frac{1 - \frac{R_{ff}}{R_x} + j\omega R_{sc} C_{fil}}{1 + j\omega R_{sc} C_{fil}} \quad (1)$$

in which Vi and Vo are the differential input and output voltages, respectively, Cfil is the capacitance of the capacitor indicated by the same symbol in Figure 4, and Rff, Rfb, Rx and Rsc are the resistances of the resistors indicated by the same symbols, with the addition of a suffix 1 or 2 in Figure 4.

If Rff is equal to Rx, that is, if equal values are selected for the resistors Rff1, Rff2, Rx1 and Rx2, the transfer function becomes:

$$H(\omega) = \frac{R_{fb}}{R_{ff}} \frac{j\omega R_{sc} C_{fil}}{1 + j\omega R_{sc} C_{fil}} = \frac{R_{fb}}{R_{ff}} \frac{j\omega}{\frac{1}{R_{sc} C_{fil}} + j\omega}$$

from which it can be seen that the filter has a single pole:

$$\omega_p = \frac{1}{R_{sc} C_{fil}}$$

that is, it has a pole at the same frequency as the pole of the transfer function of the known filter of Figure 1, if Rsc = Rf and Cfil = Cf/2, and a single zero at zero frequency, like the known filter.

It should be pointed out that, if the resistances Rff and Rx are not equal, the filter has a zero for a frequency other than zero, as can easily be seen by looking at equation (1). This means that a direct-current component at the input of the filter is not cancelled out. In practice, however, it is possible to produce resistances Rff and Rx with a variation of less than 1%, which results in a wholly negligible deviation from the theoretical case. In a practical embodiment of a filter with a cancelling efficiency of 40dB connected for cancelling out the offset in a chain in which the offset of the amplifier stages upstream of the filter was about 400 mV, there was a residual offset of about 4 mV.

Another aspect to be evaluated is that of the offset introduced by the filter itself. This offset is due partly to the buffers Bf1 and Bf2 and partly to the operational amplifier D-OP of the adder. In the practical embodiment mentioned above, in which the overall gain of the filter was equal to 1 (that is, with Rx = Rff = Rfb), it has been found that the total offset was 3-4 mV, that is, little greater than that introduced by the known filter of Figure

1. The sum of the offset due to the filter and of the residual offset, in terms of power, was between 5 and 6 mV, that is, not much greater than the offset of the filter itself.

It can be seen from the foregoing that the total offset introduced by the filter according to the invention is about twice that of the known filter. However, the value involved is very low and is certainly acceptable in most practical applications, in any case involving a slight worsening of the performance for which the benefits due to the saving in area when the filter is formed in an integrated circuit are ample compensation. This saving is due to the fact that, with reference to the embodiment shown in Figure 4, the filter according to the invention requires a single capacitor, as against the four of the known filter shown in Figure 1.

The advantages of the filter according to the invention in comparison with the known filter, can be evaluated in two ways: by considering the same value for the resistors Rf (Figure 1) and Rsc (Figure 4), or by assigning the same total capacitance ($4C_f = C_{fil}$) to both of the filters.

In the first case ($R_f = R_{sc}$), for the same value of the pole, and assuming unitary gain in the pass band, the known solution requires an overall capacitance eight times larger than that required by the filter according to the invention. The latter, however, requires six more resistors (Rff1, Rff2, Rx1, Rx2, Rfb1 and Rfb2), but the area required by these resistors is much less than that saved by virtue of the lower overall capacitance. It was clear from a comparison between the two practical circuits that the area taken up by the filter according to the invention was less than a quarter of that of the known filter.

In the second case ($4C_f = C_{fil}$), for the same value of the pole, that is:

$$\omega = \frac{1}{R_f C_f} = \frac{1}{R_{sc} 2C_{fil}}$$

Rf should equal 8Rsc.

Both of these resistors have a high value and, in order to form them in the smallest possible area, they have to be formed by the switched capacitor technique. It can be shown that, to achieve the equivalent resistances necessary in the two cases by this technique, the clock frequency for the switching of the switched capacitors in the known filter has to be eight times lower than that necessary for the filter according to the invention. This raises the problem of area again. In fact, with the known circuit, in order to eliminate the clock frequency, a direct-current filter with a cut-off frequency eight times lower than that necessary for the circuit according to the invention, and thus a time constant and hence an area for the respective capacitors eight times larger is required. In this connection, it is interesting to note that with the circuit according to the invention, a separate filter (in practice another operational amplifier) for carrying out this function can be omitted. It suffices, however, to connect a capacitor with a small capacitance in parallel with each of the feedback resistors Rfb1 and Rfb2,

which introduces a further pole and enables the clock frequency to be filtered out. A variant of the filter according to the invention which also includes these additional capacitors, indicated Cfb1 and Cfb2, is shown in Figure 5. In this drawing, a single differential buffer circuit D-BF is provided instead of the two separate buffers Bf1 and Bf2 as a further variation in comparison with the circuit of Figure 4.

It is important to point out that, by virtue of the smaller area required by the filter according to the invention, more than one filter can be inserted in an amplifier constituted by a chain of amplifier stages, thus achieving still a saving of area and also a smaller overall offset of the chain with clear advantages as regards the dynamics and linearity of the amplifier as a whole.

Claims

1. A high-pass filter, characterized in that it comprises at least one circuit unit constituted by a first branch (A) and a second branch (B) both connected to an input (IN) of the filter on one side and, on the other side, to an adder (OP) the output of which is the output (OUT) of the filter, the first branch (A) comprising means (Rff) for transferring an input signal substantially without modifying its frequency content, and the second branch (B) comprising a low-pass filter (Rsc, Cfil), the transfer means, the low-pass filter and the adder being of dimensions such that the components of the input signal with frequencies below the cut-off frequency of the low-pass filter are substantially cancelled out at the output of the adder.
2. A high-pass filter according to Claim 1, having a reference terminal common to the input and to the output and comprising a single circuit unit, in which the transfer means of the first branch (A) comprise a series resistor (Rff), and the low-pass filter of the second branch (B) comprises a low-pass filter cell (Rsc, Cfil), an inverter (INV) connected to the output of the low-pass filter cell, and a second resistor (Rx) connected in series with the output of the inverter, the first and second resistors having substantially the same resistance.
3. A high-pass filter according to Claim 1 or Claim 2, in which the adder comprises an operational amplifier (OP) having its non-inverting input connected to the common reference terminal and its inverting input connected to a circuit node (N) to which the outputs of the first and second branches (A, B) are connected.
4. A high-pass filter according to Claim 1, with differential input and output, comprising first and second circuit units, in which: the transfer means of the first branch of each unit comprises a first series resistor (Rff1, Rff2), and



the low-pass filter of the second branch of each unit comprises a low-pass filter cell (Rsc1, Rsc2, Cfil), a buffer stage (BF1, Bf2) connected to the output of the low-pass filter cell, and a second resistor (Rx1, Rx2) connected in series with the output of the buffer, the first and second resistors of each unit having substantially the same resistance.

5. A high-pass filter according to Claim 4, in which the adder comprises a differential operational amplifier (D-OP) with its non-inverting input connected to a first circuit node (N1) to which the output of the first branch of the first unit and the output of the second branch of the second unit are connected, and with its inverting input connected to a second circuit node (N2) to which the output of the first branch of the second unit and the output of the second branch of the first unit are connected.
6. A high-pass filter according to Claim 5, in which the differential operational amplifier (D-OP) has two feedback circuits each comprising a resistor (Rfb1, Rfb2) and a capacitor (Cfb1, Cfb2) in parallel.
7. A high-pass filter according to Claim 4, Claim 5, or Claim 6, in which each low-pass filter cell comprises a series resistor (Rsc; Rsc1, Rsc2) and capacitive by-pass means.
8. A high-pass filter according to Claim 7, in which the capacitive means of the two low-pass filter cells have a capacitor in common (Cfil; Cfil).
9. A high-pass filter according to any one of Claims 4 to 8, in which the buffer stages of the two units form part of the same differential circuit (D-BF).
10. An amplifier constituted by a chain of amplifier stages in cascade and at least one high-pass filter according to any one of the preceding claims connected in the chain.

45

50

55






FIG.3




FIG. 4




FIG. 5



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 95 83 0217

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	EP-A-0 397 250 (PHILIPS ELECTRONIC AND ASSOCIATED INDUSTRIES LTD) * the whole document *	1,2,4,5, 8-10	H03H1/00 H03F3/45
X	US-A-4 982 155 (E.A. RAMSDEN) * the whole document *	1,2,4,5, 8,9	
A	FR-A-2 304 216 (J. FORET) * page 1, line 1 - page 3, line 15; figures 1,4 *	3	
A	US-A-4 833 418 (J.J. QUINTUS ET AL) * abstract; figure 21 *	3,6,7,9	
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
			H03F H03H
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 23 October 1995	Examiner Tyberghien, G
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons</p> <p>& : member of the same patent family, corresponding document</p>			

EPO FORM 1503 01/92 (POMC01)

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☒ FADED TEXT OR DRAWING
- ☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☒ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.